stm32h7: add BDMA driver for D3 domain peripherals#49
Merged
Conversation
BDMA is the basic DMA controller in the STM32H7 D3 power domain, used for low-power peripherals such as SAI4 and SPI6. It has a different register layout from DMA1/2, routes through DMAMUX2, and has no burst or FIFO support. The driver mirrors the existing STM32 DMA API — callers substitute *bdma for *dma. Buffers must reside in D3-accessible SRAM (chip- specific; consult the part's memory map). IRQ positions 129-136 are consistent across all STM32H7 variants (RM0433 Table 10, RM0468 Table 10).
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
BDMA is the basic DMA controller in the STM32H7 D3 power domain, used for low-power peripherals such as SAI4 and SPI6. It has a different register layout from DMA1/2, routes through DMAMUX2, and has no burst or FIFO support.
The driver mirrors the existing STM32 DMA API — callers substitute *bdma for *dma. Buffers must reside in D3-accessible SRAM (chip- specific; consult the part's memory map).
IRQ positions 129-136 are consistent across all STM32H7 variants (RM0433 Table 10, RM0468 Table 10).