You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: IDE/XilinxSDK/README.md
+17-1Lines changed: 17 additions & 1 deletion
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -6,7 +6,20 @@ To use this example project:
6
6
7
7
## wolfBoot Configuration
8
8
9
-
A build settings template for Zynq UltraScale+ can be found here `./config/examples/zynqmp.config`. This file can be copied to wolfBoot root as `.config` for building from the command line. These template settings are also in this `.cproject` as preprocessor macros.
9
+
A build settings template for Zynq UltraScale+ can be found here `./config/examples/zynqmp.config`. This file can be copied to wolfBoot root as `.config` for building from the command line. These template settings are also in this `.cproject` as preprocessor macros. These settings are loaded into the `target.h.in` template by the wolfBoot `make`. If not using the built-in make then the following defines will need to be manually created in `target.h`:
Note: If not using Position Independent Code (PIC) the linker script `ldscript.ld` must have the start address offset to match the `WOLFBOOT_LOAD_ADDRESS`.
12
25
@@ -52,6 +65,9 @@ Xilinx uses a `bootgen` tool for generating a boot binary image that has Xilinx
52
65
6. Build “boot.bin” image:
53
66
* `bootgen.exe -image boot.bif -arch zynqmp -o i BOOT.BIN -w`
54
67
68
+
Note: To generate a report of a boot.bin use the `bootgen_utility`:
0 commit comments