Skip to content

Commit dd17aa7

Browse files
committed
Fixed indentation
1 parent 7ade0ee commit dd17aa7

1 file changed

Lines changed: 18 additions & 18 deletions

File tree

src/boot_arm.c

Lines changed: 18 additions & 18 deletions
Original file line numberDiff line numberDiff line change
@@ -38,11 +38,11 @@ extern void main(void);
3838

3939
#ifndef WOLFBOOT_NO_MPU
4040
#define MPU_BASE (0xE000ED90)
41-
#define MPU_TYPE *((volatile uint32_t *)(MPU_BASE + 0x00))
42-
#define MPU_CTRL *((volatile uint32_t *)(MPU_BASE + 0x04))
43-
#define MPU_RNR *((volatile uint32_t *)(MPU_BASE + 0x08))
44-
#define MPU_RBAR *((volatile uint32_t *)(MPU_BASE + 0x0C))
45-
#define MPU_RASR *((volatile uint32_t *)(MPU_BASE + 0x10))
41+
#define MPU_TYPE *((volatile uint32_t *)(MPU_BASE + 0x00))
42+
#define MPU_CTRL *((volatile uint32_t *)(MPU_BASE + 0x04))
43+
#define MPU_RNR *((volatile uint32_t *)(MPU_BASE + 0x08))
44+
#define MPU_RBAR *((volatile uint32_t *)(MPU_BASE + 0x0C))
45+
#define MPU_RASR *((volatile uint32_t *)(MPU_BASE + 0x10))
4646

4747
#define MPU_RASR_ENABLE (1 << 0)
4848
#define MPU_RASR_ATTR_XN (1 << 28)
@@ -251,19 +251,19 @@ typedef void(*NMIHANDLER)(void);
251251
__attribute__ ((section(".isr_vector")))
252252
void (* const IV[])(void) =
253253
{
254-
(void (*)(void))(&END_STACK),
255-
isr_reset, // Reset
256-
isr_NMI, // NMI
257-
isr_fault, // HardFault
258-
isr_fault, // MemFault
259-
isr_fault, // BusFault
260-
isr_fault, // UsageFault
261-
0, 0, 0, 0, // 4x reserved
262-
isr_empty, // SVC
263-
isr_empty, // DebugMonitor
264-
0, // reserved
265-
isr_empty, // PendSV
266-
isr_empty, // SysTick
254+
(void (*)(void))(&END_STACK),
255+
isr_reset, // Reset
256+
isr_NMI, // NMI
257+
isr_fault, // HardFault
258+
isr_fault, // MemFault
259+
isr_fault, // BusFault
260+
isr_fault, // UsageFault
261+
0, 0, 0, 0, // 4x reserved
262+
isr_empty, // SVC
263+
isr_empty, // DebugMonitor
264+
0, // reserved
265+
isr_empty, // PendSV
266+
isr_empty, // SysTick
267267

268268
isr_empty,
269269
isr_empty,

0 commit comments

Comments
 (0)