Skip to content

Commit 90e9d05

Browse files
author
Daniel Fedai Larsen
committed
Add support for MIMXRT1061CVJ5B
1 parent 203c17f commit 90e9d05

3 files changed

Lines changed: 18 additions & 10 deletions

File tree

arch.mk

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -419,6 +419,11 @@ ifeq ($(TARGET),imx_rt)
419419
CFLAGS+=-I$(MCUXPRESSO)/boards/evkmimxrt1060/xip/
420420
endif
421421

422+
ifeq ($(MCUXPRESSO_CPU),MIMXRT1061CVJ5B)
423+
ARCH_FLASH_OFFSET=0x60000000
424+
CFLAGS+=-I$(MCUXPRESSO)/boards/evkmimxrt1060/xip/
425+
endif
426+
422427
ifeq ($(MCUXPRESSO_CPU),MIMXRT1052DVJ6B)
423428
ARCH_FLASH_OFFSET=0x60000000
424429
CFLAGS+=-I$(MCUXPRESSO)/boards/evkbimxrt1050/xip/

docs/Targets.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1220,7 +1220,7 @@ address `0x8000`.
12201220

12211221
The NXP iMX-RT10xx family of devices contain a Cortex-M7 with a DCP coprocessor for SHA256 acceleration.
12221222

1223-
WolfBoot currently supports the NXP RT1050, RT1060/1062, and RT1064 devices.
1223+
WolfBoot currently supports the NXP RT1040, RT1050, RT1060/1061/1062, and RT1064 devices.
12241224

12251225
### Building wolfBoot
12261226

@@ -1240,7 +1240,7 @@ DCP support (hardware acceleration for SHA256 operations) can be enabled by usin
12401240

12411241
Firmware can be directly uploaded to the target by copying `factory.bin` to the virtual USB drive associated to the device, or by loading the image directly into flash using a JTAG/SWD debugger.
12421242

1243-
The RT1050 EVKB board comes wired to use the 64MB HyperFlash. If you'd like to use QSPI there is a rework that can be performed (see AN12183). The default onboard QSPI 8MB ISSI IS25WP064A (`CONFIG_FLASH_IS25WP064A`). To use a 64Mbit Winbond W25Q64JV define `CONFIG_FLASH_W25Q64JV` (16Mbit, 32Mbit, 128Mbit, 256Mbit and 512Mbit versions are also available). These options are also available for the RT1040 target.
1243+
The RT1050 EVKB board comes wired to use the 64MB HyperFlash. If you'd like to use QSPI there is a rework that can be performed (see AN12183). The default onboard QSPI 8MB ISSI IS25WP064A (`CONFIG_FLASH_IS25WP064A`). To use a 64Mbit Winbond W25Q64JV define `CONFIG_FLASH_W25Q64JV` (16Mbit, 32Mbit, 128Mbit, 256Mbit and 512Mbit versions are also available). These options are also available for the RT1042 and RT1061 target.
12441244

12451245
You can also get the SDK and CMSIS bundles using these repositories:
12461246
* https://github.com/nxp-mcuxpresso/mcux-sdk

hal/imx_rt.c

Lines changed: 11 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -34,19 +34,22 @@
3434
#include "fsl_lpuart.h"
3535
#endif
3636

37+
#ifdef CPU_MIMXRT1064DVL6A
38+
#include "evkmimxrt1064_flexspi_nor_config.h"
39+
#define USE_GET_CONFIG
40+
#endif
3741
#ifdef CPU_MIMXRT1062DVL6A
3842
#include "evkmimxrt1060_flexspi_nor_config.h"
3943
#define USE_GET_CONFIG
4044
#endif
41-
#ifdef CPU_MIMXRT1042XJM5B
42-
#include "evkmimxrt1040_flexspi_nor_config.h"
45+
#ifdef CPU_MIMXRT1061CVJ5B
46+
#include "evkmimxrt1060_flexspi_nor_config.h"
4347
#endif
4448
#ifdef CPU_MIMXRT1052DVJ6B
4549
#include "evkbimxrt1050_flexspi_nor_config.h"
4650
#endif
47-
#ifdef CPU_MIMXRT1064DVL6A
48-
#include "evkmimxrt1064_flexspi_nor_config.h"
49-
#define USE_GET_CONFIG
51+
#ifdef CPU_MIMXRT1042XJM5B
52+
#include "evkmimxrt1040_flexspi_nor_config.h"
5053
#endif
5154

5255
#include "xip/fsl_flexspi_nor_boot.h"
@@ -280,7 +283,7 @@ const flexspi_nor_config_t __attribute__((section(".flash_config"))) qspiflash_c
280283

281284

282285
/** Flash configuration in the .flash_config section of flash **/
283-
#if defined(CPU_MIMXRT1042XJM5B) || defined(CPU_MIMXRT1052DVJ6B)
286+
#if defined(CPU_MIMXRT1061CVJ5B) || defined(CPU_MIMXRT1052DVJ6B) || defined(CPU_MIMXRT1042XJM5B)
284287

285288
#if defined(CONFIG_FLASH_W25Q16JV)
286289
/* Winbond W25Q16JV */
@@ -576,7 +579,7 @@ const flexspi_nor_config_t __attribute__((section(".flash_config"))) qspiflash_c
576579

577580

578581
#ifndef __FLASH_BASE
579-
#if defined(CPU_MIMXRT1042XJM5B) || defined(CPU_MIMXRT1052DVJ6B) || defined(CPU_MIMXRT1062DVL6A)
582+
#if defined(CPU_MIMXRT1062DVL6A) || defined(CPU_MIMXRT1061CVJ5B) || defined(CPU_MIMXRT1052DVJ6B) || defined(CPU_MIMXRT1042XJM5B)
580583
#define __FLASH_BASE 0x60000000
581584
#elif defined(CPU_MIMXRT1064DVL6A)
582585
#define __FLASH_BASE 0x70000000
@@ -695,7 +698,7 @@ static void clock_init(void)
695698
CCM_CBCDR_AHB_PODF(2) |
696699
CCM_CBCDR_IPG_PODF(2);
697700

698-
#if defined(CPU_MIMXRT1062DVL6A) || defined(CPU_MIMXRT1064DVL6A)
701+
#if defined(CPU_MIMXRT1064DVL6A) || defined(CPU_MIMXRT1062DVL6A) || defined(CPU_MIMXRT1061CVJ5B)
699702
/* Configure FLEXSPI2 CLOCKS */
700703
CCM->CBCMR =
701704
(CCM->CBCMR &

0 commit comments

Comments
 (0)