Skip to content

Commit b9eee03

Browse files
committed
mb/system76: Enable S0ix for darp8/darp9
The newer batch of these boards do not de-assert VW PLTRST# on S3 resume, causing the units to not power on in the EC code. Switch them to S0ix as a workaround. Enable CSME in CMOS options by default so that S0ix will work. Change-Id: I95337c1391102db9e020e82bdd938659c1a4f905 Signed-off-by: Tim Crawford <tcrawford@system76.com>
1 parent a22479c commit b9eee03

6 files changed

Lines changed: 22 additions & 0 deletions

File tree

src/mainboard/system76/adl/Kconfig

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -98,6 +98,10 @@ config MAINBOARD_VERSION
9898
default "oryp9" if BOARD_SYSTEM76_ORYP9
9999
default "oryp10" if BOARD_SYSTEM76_ORYP10
100100

101+
config CMOS_DEFAULT_FILE
102+
default "src/mainboard/\$(MAINBOARDDIR)/cmos-csme.default" if BOARD_SYSTEM76_DARP8
103+
default "src/mainboard/\$(MAINBOARDDIR)/cmos.default"
104+
101105
config CONSOLE_POST
102106
default y
103107

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
## SPDX-License-Identifier: GPL-2.0-only
2+
3+
boot_option=Fallback
4+
debug_level=Debug
5+
me_state=Enable

src/mainboard/system76/adl/variants/darp8/overridetree.cb

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,8 @@
11
# SPDX-License-Identifier: GPL-2.0-only
22

33
chip soc/intel/alderlake
4+
register "s0ix_enable" = "1"
5+
46
register "power_limits_config[ADL_P_282_442_482_28W_CORE]" = "{
57
.tdp_pl1_override = 20,
68
.tdp_pl2_override = 56,

src/mainboard/system76/rpl/Kconfig

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -161,6 +161,10 @@ config MAINBOARD_VERSION
161161
default "oryp12" if BOARD_SYSTEM76_ORYP12
162162
default "serw13" if BOARD_SYSTEM76_SERW13
163163

164+
config CMOS_DEFAULT_FILE
165+
default "src/mainboard/\$(MAINBOARDDIR)/cmos-csme.default" if BOARD_SYSTEM76_DARP9
166+
default "src/mainboard/\$(MAINBOARDDIR)/cmos.default"
167+
164168
config CONSOLE_POST
165169
default y
166170

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
## SPDX-License-Identifier: GPL-2.0-only
2+
3+
boot_option=Fallback
4+
debug_level=Debug
5+
me_state=Enable

src/mainboard/system76/rpl/variants/darp9/overridetree.cb

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,8 @@
11
# SPDX-License-Identifier: GPL-2.0-only
22

33
chip soc/intel/alderlake
4+
register "s0ix_enable" = "1"
5+
46
register "power_limits_config[RPL_P_682_482_282_28W_CORE]" = "{
57
.tdp_pl1_override = 20,
68
.tdp_pl2_override = 56,

0 commit comments

Comments
 (0)