Skip to content

Commit f5ca2f6

Browse files
committed
Update README.md
1 parent d76c701 commit f5ca2f6

1 file changed

Lines changed: 1 addition & 0 deletions

File tree

README.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -15,6 +15,7 @@ Fastor offers:
1515
- Optional **SIMD backends** such as [sleef](https://github.com/shibatch/sleef), [Vc](https://github.com/VcDevel/Vc) or even [std::experimental::simd](https://en.cppreference.com/w/cpp/experimental/simd/simd)
1616
- **Optional JIT backend** using Intel's [MKL-JIT](https://software.intel.com/en-us/articles/intel-math-kernel-library-improved-small-matrix-performance-using-just-in-time-jit-code) and [LIBXSMM](https://github.com/hfp/libxsmm) for performance portable code
1717
- Ability to **wrap existing data** and operate on them using Fastor's highly optimised kernels
18+
- Suitable linear algebra library for **FPGAs, micro-controllers and embedded systems** due to absolutely no dynamic allocations and no RTTI
1819
- **Light weight header-only** library with no external dependencies offering **fast compilation times**
1920
- **Well-tested** on most compilers including GCC, Clang, Intel's ICC and MSVC
2021

0 commit comments

Comments
 (0)