We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 4fd7caf + a0fc26d commit 09bbb34Copy full SHA for 09bbb34
1 file changed
labgrid/driver/serialdigitaloutput.py
@@ -41,7 +41,7 @@ def __attrs_post_init__(self):
41
def get(self):
42
if self.signal == "dtr":
43
val = self._p.dtr
44
- if self.signal == "rts":
+ elif self.signal == "rts":
45
val = self._p.rts
46
else:
47
raise ValueError("Expected signal to be dtr or rts")
0 commit comments