Skip to content

Commit 9d24521

Browse files
bijudasKAGA-KOKO
authored andcommitted
dt-bindings: interrupt-controller: renesas,rzv2h-icu: Document RZ/G3E SoC
Document RZ/G3E (R9A09G047) ICU bindings. The ICU block on the RZ/G3E SoC is almost identical to the one found on the RZ/V2H SoC, with the following differences: - The TINT register base offset is 0x800 instead of zero. - The number of supported GPIO interrupts for TINT selection is 141 instead of 86. - The pin index and TINT selection index are not in the 1:1 map - The number of TSSR registers is 16 instead of 8 - Each TSSR register can program 2 TINTs instead of 4 TINTs Hence add the new compatible string "renesas,r9a09g047-icu" for RZ/G3E SoC. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com> Reviewed-by: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Rob Herring (Arm) <robh@kernel.org> Link: https://lore.kernel.org/all/20250224131253.134199-2-biju.das.jz@bp.renesas.com
1 parent 0edaa45 commit 9d24521

1 file changed

Lines changed: 4 additions & 2 deletions

File tree

Documentation/devicetree/bindings/interrupt-controller/renesas,rzv2h-icu.yaml

Lines changed: 4 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44
$id: http://devicetree.org/schemas/interrupt-controller/renesas,rzv2h-icu.yaml#
55
$schema: http://devicetree.org/meta-schemas/core.yaml#
66

7-
title: Renesas RZ/V2H(P) Interrupt Control Unit
7+
title: Renesas RZ/{G3E,V2H(P)} Interrupt Control Unit
88

99
maintainers:
1010
- Fabrizio Castro <fabrizio.castro.jz@renesas.com>
@@ -20,7 +20,9 @@ description:
2020

2121
properties:
2222
compatible:
23-
const: renesas,r9a09g057-icu # RZ/V2H(P)
23+
enum:
24+
- renesas,r9a09g047-icu # RZ/G3E
25+
- renesas,r9a09g057-icu # RZ/V2H(P)
2426

2527
'#interrupt-cells':
2628
description: The first cell is the SPI number of the NMI or the

0 commit comments

Comments
 (0)