Skip to content

Commit 97fc9e3

Browse files
clamor-sthierryreding
authored andcommitted
ARM: tegra: Add DSI-A and DSI-B nodes on Tegra124
Bind DSI devices and MIPI calibration. Signed-off-by: Svyatoslav Ryhel <clamor95@gmail.com> Link: https://lore.kernel.org/r/20250226105615.61087-6-clamor95@gmail.com Signed-off-by: Thierry Reding <treding@nvidia.com>
1 parent 7f5ac6d commit 97fc9e3

1 file changed

Lines changed: 40 additions & 0 deletions

File tree

arch/arm/boot/dts/nvidia/tegra124.dtsi

Lines changed: 40 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -165,6 +165,22 @@
165165
status = "disabled";
166166
};
167167

168+
dsia: dsi@54300000 {
169+
compatible = "nvidia,tegra124-dsi";
170+
reg = <0x0 0x54300000 0x0 0x00040000>;
171+
clocks = <&tegra_car TEGRA124_CLK_DSIA>,
172+
<&tegra_car TEGRA124_CLK_DSIALP>,
173+
<&tegra_car TEGRA124_CLK_PLL_D_OUT0>;
174+
clock-names = "dsi", "lp", "parent";
175+
resets = <&tegra_car 48>;
176+
reset-names = "dsi";
177+
nvidia,mipi-calibrate = <&mipi 0x060>; /* DSIA & DSIB pads */
178+
status = "disabled";
179+
180+
#address-cells = <1>;
181+
#size-cells = <0>;
182+
};
183+
168184
vic@54340000 {
169185
compatible = "nvidia,tegra124-vic";
170186
reg = <0x0 0x54340000 0x0 0x00040000>;
@@ -177,6 +193,22 @@
177193
iommus = <&mc TEGRA_SWGROUP_VIC>;
178194
};
179195

196+
dsib: dsi@54400000 {
197+
compatible = "nvidia,tegra124-dsi";
198+
reg = <0x0 0x54400000 0x0 0x00040000>;
199+
clocks = <&tegra_car TEGRA124_CLK_DSIB>,
200+
<&tegra_car TEGRA124_CLK_DSIBLP>,
201+
<&tegra_car TEGRA124_CLK_PLL_D_OUT0>;
202+
clock-names = "dsi", "lp", "parent";
203+
resets = <&tegra_car 82>;
204+
reset-names = "dsi";
205+
nvidia,mipi-calibrate = <&mipi 0x180>; /* DSIC & DSID pads */
206+
status = "disabled";
207+
208+
#address-cells = <1>;
209+
#size-cells = <0>;
210+
};
211+
180212
sor@54540000 {
181213
compatible = "nvidia,tegra124-sor";
182214
reg = <0x0 0x54540000 0x0 0x00040000>;
@@ -938,6 +970,14 @@
938970
};
939971
};
940972

973+
mipi: mipi@700e3000 {
974+
compatible = "nvidia,tegra124-mipi";
975+
reg = <0x0 0x700e3000 0x0 0x100>;
976+
clocks = <&tegra_car TEGRA124_CLK_MIPI_CAL>;
977+
clock-names = "mipi-cal";
978+
#nvidia,mipi-calibrate-cells = <1>;
979+
};
980+
941981
dfll: clock@70110000 {
942982
compatible = "nvidia,tegra124-dfll";
943983
reg = <0 0x70110000 0 0x100>, /* DFLL control */

0 commit comments

Comments
 (0)