Skip to content

Commit a835898

Browse files
committed
update ChangeLog
1 parent 247fab9 commit a835898

1 file changed

Lines changed: 37 additions & 6 deletions

File tree

doc/ChangeLog

Lines changed: 37 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -1,14 +1,14 @@
11
===============================================================
22

3-
Tag name:
3+
Tag name: cam6_4_087
44
Originator(s): eaton
5-
Date:
5+
Date: 21 April 2025
66
One-line Summary: Update CAM testing
77
Github PR URL: https://github.com/ESCOMP/CAM/pull/1285
88

99
Purpose of changes (include the issue number and title text for each relevant GitHub issue):
1010

11-
Making progress on (but not resolving):
11+
. Making progress on (but not resolving):
1212

1313
Issue #258 - Most converted CESM regression tests are CAM5 - may want to make most CAM7
1414
- simple model configurations all use the 58 level LT vertical grid by default
@@ -17,6 +17,7 @@ Making progress on (but not resolving):
1717
Issue #1280 - Convert all tests to the mt232 mask.
1818
- All updated tests use grids with mt232 masks.
1919

20+
. Update ccs_config external.
2021

2122
Describe any changes made to build system:
2223
. simple models now use 58 levels
@@ -46,7 +47,8 @@ List all existing files that have been modified, and describe the changes:
4647

4748
.gitmodules
4849
- update ccs_config_cesm1.0.29 to ccs_config_cesm1.0.39
49-
needed for new grid aliases with mt232 masks
50+
Needed for new grid aliases with mt232 masks, and for fixes for some FV3
51+
grid alias names.
5052

5153
bld/configure
5254
. set default number of levels to 58 for simple physics
@@ -99,18 +101,47 @@ then copy the lines from the td.*.status files for the failed tests to the
99101
appropriate machine below. All failed tests must be justified.
100102

101103
derecho/intel/aux_cam:
104+
ERC_D_Ln9.f19_f19_mg17.QPC6.derecho_intel.cam-outfrq3s_cosp (Overall: DIFF)
105+
ERP_D_Ln9.ne30pg3_ne30pg3_mt232.QPC7.derecho_intel.cam-outfrq3s_cosp (Overall: DIFF)
106+
- diffs due only to change of fexcl namelist in outfrq3s_cosp. runs are BFB.
107+
108+
ERC_D_Ln9.ne30pg2_ne30pg2_mt232.QPC7.derecho_intel.cam-outfrq9s (Overall: DIFF)
109+
- new test, no baseline available
110+
111+
ERP_Ln9.f09_f09_mg17.FCSD_HCO.derecho_intel.cam-outfrq9s (Overall: FAIL)
112+
SMS_Ld1.f09_f09_mg17.FCHIST_GC.derecho_intel.cam-outfrq1d (Overall: DIFF)
113+
SMS_Lh12.f09_f09_mg17.FCSD_HCO.derecho_intel.cam-outfrq3h (Overall: DIFF)
114+
- pre-existing failures due to HEMCO not having reproducible results (issues #1018 and #856)
115+
116+
SMS_D_Ln9_P1280x1.ne0CONUSne30x8_ne0CONUSne30x8_mt12.FCHIST.derecho_intel.cam-outfrq9s (Overall: FAIL)
117+
- pre-existing failure due to build-namelist error requiring CLM/CTSM external update
102118

103119
derecho/nvhpc/aux_cam:
120+
ERS_Ln9.ne30pg3_ne30pg3_mg17.F2000dev.derecho_nvhpc.cam-outfrq9s_gpu_default (Overall: DIFF)
121+
- presumably due to changes to the nvhpc compiler environment in the updated
122+
ccs_config submodule
104123

105124
izumi/nag/aux_cam:
125+
ERC_D_Ln27.ne3pg3_ne3pg3_mt232.FKESSLER.izumi_nag.cam-outfrq9s (Overall: DIFF)
126+
ERC_D_Ln9.mpasa480_mpasa480_mt232.FHS94.izumi_nag.cam-outfrq9s (Overall: DIFF)
127+
ERC_D_Ln9_P1x1.ne3pg3_ne3pg3_mt232.FADIAB.izumi_nag.cam-outfrq9s (Overall: DIFF)
128+
- new tests; no baselines for comparison
129+
130+
ERC_D_Ln9.f10_f10_mg37.QPC5.izumi_nag.cam-outfrq3s_cosp (Overall: DIFF)
131+
- diffs due only to change of fexcl namelist in outfrq3s_cosp. runs are BFB.
106132

107133
izumi/gnu/aux_cam:
134+
ERC_D_Ln9.ne3pg3_ne3pg3_mt232.FGRAYRAD.izumi_gnu.cam-outfrq9s (Overall: DIFF)
135+
ERC_D_Ln9.ne3pg3_ne3pg3_mt232.FTJ16.izumi_gnu.cam-outfrq9s (Overall: DIFF)
136+
- new tests; no baselines for comparisons
108137

109138
CAM tag used for the baseline comparison tests if different than previous
110139
tag:
111140

112-
Summarize any changes to answers: There are no answer changes. Diffs are
113-
due to new test configurations which don't have baselines for comparison.
141+
Summarize any changes to answers: There are no answer changes.
142+
Diffs are due to new test configurations which don't have
143+
baselines for comparison, and in the derecho/nvhpc test they are due to
144+
build environment changes.
114145

115146
===============================================================
116147
===============================================================

0 commit comments

Comments
 (0)